路由器SOC内部逻辑框图
2023-06-15 13:27:30 0 举报路由器SOC内部逻辑框图
作者其他创作
大纲/内容
4*Channel PCM
QoS
ECS SYSTEMP
EPS
GPIO(59)
INT(GIC)
TZASC
64KB/32KB
IPS
WatchDog
L3/NAPT/Routing
GPON MAC
CPU@1100M
GE MAC
Nand/SPI NAND/Flash I/F
MCC
EFUSE
3*UART
ITF
4*GE PHY
GE PHY
16bit DDR3/4 800MHz
SecureSpace
PE
PIE
CRG
ACL
DSP
RGMII
2*PCIE2.0
DDR PHY DDRC
L2
SPI
DFE
2*USB3.0/2.0
L2 256KB
IIC
SEC
DDR
EPON MAC
NNI SerDes(GPON/EPON/GE)
AFE
PFE/DP
MDIO
0 条评论
下一页
